Abstract-The aggressive scaling of IC technology results in large-scale performance variations that cannot be efficiently captured by traditional modeling techniques. This paper presents the recent development of statistical performance modeling and its important applications. In particular, we focus on two core techniques, sparse regression (SR) and Bayesian model fusion (BMF), that facilitate large-scale performance modeling with low computational cost. The basic ideas of SR and BMF are first explained and then their efficacy is compared to other traditional modeling approaches by using several analog and mixed-signal circuit examples.
I. INTRODUCTION
The aggressive technology scaling results in large-scale process variations that have been widely observed for today's integrated circuits (ICs) [1] - [3] . Analog and mixed-signal circuits are often sensitive to process variations, and parametric yield loss due to large-scale process variations has become a significant or even dominant portion of total yield loss for nanoscale analog and mixed-signal designs. Hence, appropriately modeling, analyzing and optimizing circuit variability is a critical task to ensure high product yield and, hence, low manufacturing cost today.
Towards this goal, most IC foundries have successfully developed statistical device models. In these models, the device-level parameters (e.g., V TH , T OX , etc.) are modeled as a set of random variables to account for process variations. To further study the performance variations at circuit level, statistical performance modeling has been extensively applied [4] - [20] . The objective of circuit-level performance modeling is to approximate the circuit performance (e.g., delay, gain, etc.) as an analytical (i.e., either linear or nonlinear) function of device-level parameters. Once the performance models are available, they can be used for various purposes such as critical variation source identification, parametric yield estimation and optimization [12] - [18] , application-specific worst-case corner extraction [19] - [20] , etc.
While statistical performance modeling has been extensively studied during the past several decades, the following two emerging trends posed by advanced IC technologies suggest an immediate need to revisit this area.
• High dimensionality: Random device mismatches have become increasingly important due to technology scaling [3] . To accurately model device mismatches, a large number of random variables must be utilized, rendering a high-dimensional variation space.
• Strong nonlinearity: As process variations become relatively large, simple linear performance models are not sufficiently accurate [2] . Instead, nonlinear (e.g., quadratic) models are required to accurately capture circuit-level performance variations.
The combination of these two recent trends leads to a largescale performance modeling problem that is difficult to solve. For instance, as will be demonstrated in this paper, more than 10 4 independent random variables must be used to model the device-level variations of a simplified SRAM read path. To create a quadratic model for the read path delay, we must determine a 10 4
×10
4 quadratic coefficient matrix including 10 8 coefficients! This paper presents the recent development of statistical performance modeling and its important applications. In particular, we focus on two core techniques, sparse regression (SR) and Bayesian model fusion (BMF) , that facilitate largescale performance modeling with low computational cost. SR explores the fact that even though numerous device-level random variables must be used to capture the highdimensional variation space, not all these random variables play an important role for a given circuit-level performance of interest. In other words, while there are a large number of unknown model coefficients associated with the device-level random variables, many of these model coefficients are close to zero, thereby rendering a unique sparse pattern.
On the other hand, BMF attempts to further reduce the modeling cost through a different avenue. It uses the simulation data generated at an early design stage to learn a model template that can be used to build the performance model at a late stage. For instance, we can extract a model template from schematic-level simulation data and then calibrate the model coefficients of the template with very few post-layout simulation samples. By "fusing" the schematiclevel performance model with the post-layout performance model through the common template, the computational cost for post-layout performance modeling can be substantially reduced.
The remainder of this paper is organized as follows. In Section II, we first review the background on statistical performance modeling, and then describe the two core modeling techniques, SR and BMF, in Section III-IV. Several important applications for analog/mixed-signal performance modeling are further discussed in Section V. Finally, we conclude in Section VI.
II. STATISTICAL PERFORMANCE MODELING

A. Device-level Variation Modeling
According to their geometrical scales, device-level process variations can be classified into four different levels: lot-to-lot, wafer-to-wafer (within-lot), die-to-die (within-wafer) and within-die [21] . The first three variations are also called interdie variations. They model the common variations across the die. The within-die variations are also called intra-die variations or on-chip variations. They model the individual local variations within the same die. Intra-die variations further consist of two different components: spatiallycorrelated variations and independent mismatches. The spatial correlation of intra-die variations is distance-dependent. A simple distance-based correlation model was developed by Pelgrom to capture the statistics of intra-die variations in [22] . Fig. 1 Without loss of generality, we consider M devices (e.g., transistors) in a circuit and N device-level parameters (e.g., V TH ) associated with each device. In this case, there are M⋅N device-level parameters in total and we represent them as an
where x 0 denotes the mean value of x, are often modeled as a number of random variables that are zero mean and jointly Normal [2] .
The random variables in x are typically correlated due to the following two reasons. First, the same variation source may affect multiple device-level parameters and, hence, make them correlated. For instance, the variation of V TH is partially caused by the variation of T OX . For this reason, the two random variables ΔV TH and ΔT OX are partially correlated. Second, due to the spatial correlation of process variations, the device-level parameters associated with different devices can be correlated. This is another important reason why correlated device-level random variables are observed.
Given a set of correlated random variables defined in (2), principal component analysis (PCA) [23] can be applied to find a set of independent random variables 3 
to represent the original correlated random variables. In (3), the linear transformation matrix P is determined such that the random variables in Δy are mutually independent and standard Normal (i.e., zero mean and unit variance). The random variables in Δy are called principal components or principal factors by the statistics community [23] .
The essence of PCA can be interpreted as a coordinate rotation of the space defined by the correlated random variables in Δx. It is possible to use a small number of random variables, i.e., a small subset of principal components, to approximate the original MN-dimensional space. More details on PCA can be found in [23] . Today's statistical device models offered by most IC foundries rely on PCA to define the statistical characteristics of process variations at device level. In most statistical device model files, a set of independent standard Normal random variables are defined to capture both inter-die and intra-die variations, and the device model parameters are represented as functions of these random variables, as shown in Fig. 2 . These statistical device models often accurately capture both interdie variations and independent device mismatches. However, modeling spatially-correlated intra-die variations is not trivial and often requires a large amount of efforts for process characterization.
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B. Circuit-level Performance Modeling
Once the device-level variations are accurately captured by statistical device models, the following performance model can be used to analyze the variability of a given circuit performance (e.g., delay, gain, etc.)
where f represents the circuit performance of interest, {α k ; k = 1, 2, ..., K} are the model coefficients, {g k (Δy); k = 1, 2, ..., K} are the basis functions (e.g., linear and quadratic polynomials), and K denotes the total number of basis functions. In other words, the circuit performance f is approximated as the linear combination of K basis functions. The performance function f(Δy) is a local perturbation around its nominal value. To approximate such a local variation, polynomial basis functions are often used [2] , [4] , [7] . For example, a linear performance model includes a constant term and the linear basis functions 6
A simple linear performance model is sufficiently accurate, if the magnitude of process variations is relatively small. However, the linear performance model can be inaccurate, as process variations become increasingly large for today's nanoscale IC technologies. Hence, applying nonlinear basis functions to performance modeling is often required to achieve sufficiently high modeling accuracy. For instance, the quadratic basis functions are expressed as 7
A full quadratic performance model includes a constant term, the linear basis functions in (6) , and the quadratic basis functions in (7) .
In general, for both linear and nonlinear performance models, the unknown model coefficients {α k ; k = 1, 2, ..., K} in (5) can be determined by solving a set of linear equations at a number of sampling points [2] , [25] 
where Δy (l) and f (l) are the values of Δy and f(Δy) at the l-th sampling point respectively, and L denotes the total number of sampling points. The sampling locations {Δy (l) ; l = 1, 2, ..., L} are often determined by the method of design of experiments (DOE) [27] . Fig. 3 shows a simple DOE example where three sampling points are used to solve the coefficients for a twodimensional linear performance model. Once the sampling locations {Δy (l) ; l = 1, 2, ..., L} are known, the performance value f (l) at the l-th sampling location Δy (l) is calculated by running a transistor-level simulation. (1) , Δy2 (1) ), (Δy1 (2) , Δy2 (2) ) and (Δy1 (3) , Δy2 (3) ) to solve the coefficients for a two-dimensional linear performance model.
To solve the linear equations in (8), we re-write them in the following matrix form 9
where 
Many performance modeling techniques [4] - [8] assume that the number of samples (i.e., L) must be equal to or greater than the number of coefficients (i.e., K). Namely, the linear system in (9) is overdetermined. In this case, the least-squares solution of (9) can be found by solving the following optimization problem
where ||•|| 2 denotes the L 2 -norm of a vector. The least-squares regression (LSR) problem in (13) can be solved by QR decomposition [24] both efficiently (i.e., with low computational cost) and robustly (i.e., with guaranteed global optimum). The aforementioned LSR approach, however, becomes quickly intractable for large-scale performance modeling problems. In these cases, the number of unknown coefficients (i.e., K) is large (e.g., 10 4 ~ 10 6 ) and, hence, LSR requires a large number of sampling points to determine all model coefficients. Remember that each sampling point is generated by running a transistor-level simulation. Hence, it can be extremely expensive, if not impossible, to repeatedly run a large number of (e.g., 10 4 ~ 10 6 ) transistor-level simulations to collect all sampling points. Motivated by this observation, we will next describe a novel sparse regression (SR) method [9] - [11] that aims to create large-scale performance models (e.g., 10 4 ~ 10 6 model coefficients) from a small set of (e.g., 10 2 ~ 10 3 ) sampling points without over-fitting.
III. SPARSE REGRESSION
To minimize the required number of sampling points and, hence, the total computational cost for performance modeling, we focus on the non-trivial case where the number of samples (i.e., L) is less than the number of coefficients (i.e., K). Namely, unlike the traditional LSR that solvers model coefficients from overdetermined linear equations, we have fewer equations than unknowns and the linear system in (9) is underdetermined. In this case, the solution α (i.e., the vector containing unknown model coefficients) is not unique, unless additional constraints are considered.
One possible approach of adding additional constraints to find a unique solution α from the undetermined linear equations is based upon the idea of sparse regression [9] - [11] . It is motivated by the observation that while a large number of basis functions must be used to span the high-dimensional strongly-nonlinear variation space, only a few of them are required to approximate a specific performance of interest. In other words, the solution α of (9) only contains a small number of non-zeros. However, we do not know the exact locations of these non-zeros. They must be identified by a "smart" algorithm based on a limited number of sampling points. In what follows, we will introduce the SR algorithm to find the unique sparse solution of the underdetermined linear system in (9) .
To derive the SR method, we first show the idea of L 0 -norm regularization. To this end, we formulate the following optimization problem to solve the sparse solution α for (9)
where ||•|| 0 stands for the L 0 -norm of a vector (i.e., the total number of non-zeros in the vector). The L 0 -norm ||α|| 0 measures the sparsity of α. Therefore, by directly constraining the L 0 -norm, the optimization in (14) attempts to find a sparse solution α that minimizes the sum of squared residuals. The parameter λ in (14) explores the tradeoff between the sparsity of the solution α and the minimal value of the cost function ||G⋅α − f|| 2 2 . For instance, a large λ will result in a small cost function value, but meanwhile it will increase the number of non-zeros in α. It is important to note that a small cost function value does not necessarily imply a small modeling error. Even though the minimal cost function value can be reduced by increasing λ, such a strategy may result in over-fitting especially because the linear system in (9) is underdetermined. In the extreme case, if λ is sufficiently large and the constraint in (14) is not active, we can always find a solution α to make the cost function exactly zero. However, such a solution is likely to be useless, since it over-fits the given sampling points.
In practice, given a limited number of sampling points, accurately estimating the modeling error is not a trivial task. To avoid over-fitting, we cannot simply measure the modeling error from the same sampling data that are used to calculate the model coefficients. Instead, modeling error must be measured from an independent data set. Cross-validation is an efficient method for model validation that has been widely used in the statistics community [26] , [28] . A Q-fold crossvalidation partitions the entire data set into Q groups, as shown by the example in Fig. 4 . Modeling error is estimated from Q independent runs. In each run, one of the Q groups is used to estimate the modeling error and all other groups are used to calculate the model coefficients. Different groups should be selected for error estimation in different runs. As such, each run results in an error value ε q (q = 1, 2, ..., Q) that is measured from a unique group of sampling points. In addition, when a model is trained and tested in each run, nonoverlapped data sets are used so that over-fitting can be easily detected. The final modeling error is computed as the average of {ε q ; q = 1, 2, ..., Q}, i.e., ε = (ε 1 + ε 2 + ... + ε Q ) / Q. For our application of SR, the optimization problem in (14) is used to repeatedly calculate the model coefficients with different λ values for multiple cross-validation runs. Next, the modeling error associated with each run is estimated, resulting in {ε q (λ); q = 1, 2, ..., Q}. Note that ε q is not simply a value, but a one-dimensional function of λ. Once all cross-validation runs are complete, the final modeling error is calculated as ε(λ) = [ε 1 (λ) + ε 2 (λ) + ... + ε Q (λ)] / Q, which is again a onedimensional function of λ. The optimal λ is then determined by finding the minimal value of ε(λ).
While the aforementioned L 0 -norm regularization can effectively guarantee a sparse solution α, the optimization in (14) is NP hard and, hence, is extremely difficult to solve. An efficient technique to find the sparse solution is based on L 1 -norm regularization -a relaxed version of L 0 -norm [10] 
where ||•|| 1 denotes the L 1 -norm of a vector (i.e., the summation of the absolute values of all elements in the vector). The L 1 -norm regularization in (15) can be re-formulated as a convex optimization problem [10] and solved both efficiently (i.e., with low computational cost) and robustly (i.e., with guaranteed global optimum).
To understand the connection between L 1 -norm regularization and sparse solution, we consider a twodimensional example (i.e., α = [α 1 α 2 ] T ), as shown in Fig. 5 . Since the cost function ||G⋅α − f|| 2 2 is quadratic and positive semidefinite in α, its contour lines can be represented by multiple ellipsoids. On the other hand, the constraint ||α|| 1 ≤ λ corresponds to a number of rotated squares, associated with different values of λ. For example, two of such squares are shown in Fig. 5 where λ 1 ≤ λ 2 . Studying Fig. 5 , we would notice that if λ is large (e.g., λ = λ 2 ), both α 1 and α 2 are not zero. However, as λ decreases (e.g., λ = λ 1 ), the contour of ||G⋅α − f|| 2 2 eventually intersects the polytope ||α|| 1 ≤ λ at one of its vertices. It, in turn, implies that one of the coefficients (i.e., α 1 in this case) becomes exactly zero. Hence, by decreasing λ of the L 1 -norm regularization in (15), we can pose a strong constraint for sparsity and force a sparse solution. It, in turn, explains why L 1 -norm regularization guarantees sparsity, as is the case of L 0 -norm regularization.
To compare the efficacy of SR and LSR, we consider an SRAM read path example that is designed in a commercial 65 nm CMOS process [11] . The read path contains cell array, replica path for self-timing and sense amplifier, as shown in Fig. 6 . In this example, both inter-die and intra-die variations are considered, and 21310 independent random variables are used to model these variations. Our objective is to model the read delay from the word line (WL) to the sense amplifier output (Out). Table I shows the linear performance modeling error and cost for both LSR and SR. Note that SR achieves about 2× error reduction over LSR in this example.
On the other hand, the overall modeling cost for both LSR and SR consists of the following two portions.
• Simulation cost: the cost of running a transistor-level simulator to generate all sampling points, and
• Fitting cost: the cost of solving all model coefficients from the sampling points. In this example, the computational cost is dominated by transistor-level simulation, as shown in Table I . Overall, SR achieves about 25× runtime speedup over LSR. It reduces the total modeling time from 8.59 days to 8.18 hours. 
IV. BAYESIAN MODEL FUSION
In addition to SR, Bayesian model fusion (BMF) offers another possible avenue that can be used to further reduce the modeling cost. BMF takes advantage of the fact that designing an analog and/or mixed-signal circuit typically involves multiple stages, as shown in Fig. 7(a) . At each stage, the circuit is simulated to verify all performance metrics, before we move to the next design stage. In other words, simulation data are generated at each stage. Since these simulation data collected from multiple design stages come from the same circuit, they are expected to be strongly correlated. Hence, it is possible to "borrow" the simulation samples from an early design stage to further reduce the number of required simulation runs for performance modeling at a late stage. Fig. 7(b) shows a specific application example of BMF where the schematic-level performance model is fitted by using schematic-level simulation data. Next, a model template is extracted by applying Bayesian inference to the schematiclevel performance model. Finally, the model template is further calibrated by very few post-layout simulation samples to accurately create the post-layout performance model. In this application example, by "fusing" the schematic-level performance model with the post-layout performance model through a common template, the computational cost for postlayout performance modeling can be substantially reduced.
To fully understand the BMF method, we need to first explain the "common" characteristics between early-stage and late-stage performance models. To this end, we represent both the early-stage performance model f E (Δy) and the late-stage performance model f L (Δy) as the linear combinations of K basis functions, similar to (5)
Eq. (18) In addition to the aforementioned "similarity" between model coefficients, BMF further assumes that the error of both early-stage and late-stage performance models is similar. Here, the modeling error associated with the l-th sampling point is modeled as a zero-mean Normal distribution 19
where σ 2 denotes the standard deviation of the Normal distribution and it controls the magnitude of the modeling error. Once the early-stage performance model f E (Δy) is fitted from L E early-stage sampling points, the value of σ can be estimated as
where Δy (l) and f E (l) are the values of Δy and f E (Δy) at the l-th sampling point respectively.
By statistically defining the similarity between early-stage and late-stage performance models, we are now ready to apply a Bayesian inference to accurately estimate the late-stage model coefficients {α L,k ; k = 1, 2, ..., K} with a small number of late-stage simulation runs. Fig. 8 summarizes the overall flow of the aforementioned BMF method. The mathematical details of BMF are not included in this paper due to the constraint on page limit. To compare the efficiency between BMF and SR, we consider an SRAM read path example that is designed in a 32 nm CMOS process. The topology of the read path is similar to what is shown in Fig. 6 . The read delay from the word line (WL) to the sense amplifier output (Out) is the performance of interest. Our objective is to efficiently determine the postlayout delay model by re-using the schematic-level simulation data. In this example, there are 47937 independent random variables that are used to model both inter-die and intra-die variations. Compared to the 65 nm SRAM read path shown in Section III, the total number of independent random variables further increases, as we move from 65 nm to 32 nm. Table II shows the linear performance modeling error and cost for both SR and BMF. Note that BMF achieves about 8× runtime speedup over SR, while providing superior modeling accuracy in this example. It reduces the total modeling time from 1.72 days to 5.13 hours.
V. PERFORMANCE MODELING APPLICATIONS
In this section, we briefly discuss three important applications of performance modeling, including (i) critical variation source identification, (ii) parametric yield estimation and optimization, and (iii) application-specific worst-case corner extraction. In what follows, we will discuss each of these applications and highlight their practical utility.
A. Critical Variation Source Identification
The performance model f(Δy) in (5) captures the relation between the circuit-level performance metric f and the devicelevel variation sources {Δy i ; i = 1, 2, ..., MN}. Hence, once f(Δy) is determined, it provides the useful information that helps to quantitatively assess the impact of each device-level variation source for the given performance of interest.
Considering the linear performance model as an example, we re-write (5) by using the linear basis functions and a constant term 21 ( ) As an example for illustration purpose, we consider a voltage-controlled oscillator (VCO) example that is designed in a commercial 32 nm CMOS process. In this example, there are 9231 independent random variables that are used to model both inter-die and intra-die variations. Our objective is to model the VCO phase noise as a linear function of all devicelevel variation sources. Two different phase noise models are fitted, corresponding to two different operation modes: high V DD and low V DD . Fig. 9 plots the coefficient values for both phase noise models. The magnitude of these model coefficients helps us to identify the critical variation sources that substantially impact the phase noise in this example. It is interesting to note that a large number of device-level variation sources become critical in the low V DD mode. This observation is consistent with our design intuition. Namely, as the supply voltage decreases, the VCO circuit becomes increasingly sensitive to process variations.
B. Parametric Yield Estimation and Optimization
Another important application of statistical performance modeling is for efficient yield estimation and optimization. For example, given the performance model f(Δy) in (5), a novel algorithm of asymptotic probability extraction (APEX) has been proposed in [12] to efficiently estimate the probability distribution of the performance f. Based on the analytical function f(Δy), APEX first calculates the high-order moments of f. Next, it finds the probability density function pdf(f) such that the high-order moments of pdf(f) match those of f(Δy). Once the performance distribution pdf(f) is known, the parametric yield associated with the performance metric f can be easily calculated from its distribution. Such a momentmatching approach has been further extended to estimate the parametric yield defined by multiple correlated analog/mixedsignal performance metrics in [13] .
In addition to parametric yield estimation, statistical performance modeling can also be applied to guide parametric yield optimization. In particular, performance modeling is often used to facilitate efficient yield optimization through two different avenues [14] - [18] . First, performance models can be fitted during each iteration step within an optimization loop to efficiently assess the quality of a given circuit design (i.e., estimate its parametric yield). Second, performance models can be created to capture the relation between the parametric yield (i.e., the merit function that we aim to maximize) and the design variables (i.e., the optimization variables that we need to determine). Such a yield model provides valuable information to assist the optimization engine to quickly explore the design space. To intuitively explain the difference between the aforementioned parametric yield optimization and the traditional nominal design optimization, we consider a low noise amplifier (LNA) example that is designed in a commercial 0.25 μm BiCMOS process. In this example, the design variables include the lengths and widths of all transistors, the geometrical sizes of all passive devices such as capacitors and inductors, and the bias current value. The performance metrics include center frequency, S-parameters, noise figure, nonlinear distortion, and power consumption. The detailed setup of this LNA example can be found in [18] .
Our objective here is to determine the optimal values of all design variables such that the power consumption of the LNA is minimized while the parametric yield is sufficiently high. Fig. 10 shows the probability distribution of S21 (i.e., one of the S-parameters) for both the nominal design (i.e., optimized without considering process variations) and the robust design (i.e., optimized with consideration of parametric yield). Studying Fig. 10 reveals an important fact that the nominal design pushes the S-parameter S21 to the boundary of its specification. Therefore, the worst-case S21 violates the design requirement and the parametric yield of the nominal design is less than 50%. On the other hand, the robust design is able to leave sufficient margin for the performance metric S21. The additional performance margin enables the LNA circuit to meet the given specification with high parametric yield.
C. Application-Specific Worst-Case Corner Extraction
The last application discussed by this paper is to extract application-specific worst-case corners based on statistical performance models. Namely, we aim to find the unique process corner at which a given circuit fails to work. Once the worst-case corners are determined, analog/mixed-signal circuit designers can simulate their circuit at these corners, find the reason for its performance failure, and eventually come up with the appropriate solution to fix the problem. Hence, worstcase corner extraction enables circuit designers to easily debug the circuit so that they can efficiently use their design knowledge to improve parametric yield. Accurately identifying the worst-case corners for analog and mixed-signal circuits, however, is not trivial. Unlike digital circuits for which the process corners (e.g., the FF and SS corners) are often defined by IC foundries, the worst-case corners for analog and mixed-signal circuits are topologydependent and performance-dependent. To illustrate this "application-specific" characteristic of analog/mixed-signal worst-case corners, we consider a voltage-controlled oscillator (VCO) example that is designed in a commercial 0.13 μm CMOS process. For visualization purpose, we only consider two random variables ΔV THP and ΔV THN that model the interdie variations of threshold voltage for PMOS and NMOS transistors respectively. Fig. 11 shows how the center frequency F 0 and the gain K VCO vary due to the process variations of ΔV THP and ΔV THN . Note that the variation patterns of F 0 and K VCO are substantially different. Since the gradient directions of F 0 and K VCO with respect to process variations are completely different, the worst-case corners for F 0 and K VCO are expected to be different. Hence, an efficient algorithm must be used to find the "application-specific" worst-case corners for these two different performance metrics respectively.
Several algorithms have been developed in the literature to address the aforementioned worst-case corner extraction problem [19] - [20] . Given the performance model f(Δy) in (5), these corner extraction methods find the unique process corner at which the circuit performance f reaches its worst-case value (e.g., the 99% point of its cumulative distribution function). Such a mathematical definition of worst-case corner can be translated to a convex optimization problem and solved both efficiently (i.e., with low computational cost) and robustly (i.e., with guaranteed global optimum). More details about application-specific worst-case corner extraction can be found in [19] - [20] .
VI. CONCLUSIONS
Designing analog and mixed-signal circuits has become increasingly challenging with today's nanoscale IC technologies. Large-scale process variations must be appropriately modeled, analyzed and optimized to ensure high parametric yield. In this paper, we discuss the recent progress of statistical performance modeling (i.e., sparse regression and Bayesian model fusion) and its important applications (i.e., critical variation source identification, parametric yield estimation and optimization, and application-specific worstcase corner extraction). The efficacy of these methods is compared to other traditional approaches by using several analog and mixed-signal circuit examples.
VII. ACKNOWLEDGEMENT
